Image shown is a representation only.
Manufacturer | Lattice Semiconductor |
---|---|
Manufacturer's Part Number | LC4032ZE-7MN64I |
Description | EE PLD; Form Of Terminal: BALL; No. of Terminals: 64; Package Code: TFBGA; Package Shape: SQUARE; No. of I/O Lines: 32; |
Datasheet | LC4032ZE-7MN64I Datasheet |
NAME | DESCRIPTION |
---|---|
Minimum Supply Voltage: | 1.7 V |
Package Body Material: | PLASTIC/EPOXY |
Propagation Delay: | 7.5 ns |
Organization: | 4 DEDICATED INPUTS, 32 I/O |
Maximum Time At Peak Reflow Temperature (s): | 40 |
Maximum Seated Height: | 1.1 mm |
Sub-Category: | Programmable Logic Devices |
Surface Mount: | YES |
Position Of Terminal: | BOTTOM |
No. of Terminals: | 64 |
JTAG Boundary Scan Test: | YES |
Package Style (Meter): | GRID ARRAY, THIN PROFILE, FINE PITCH |
No. of I/O Lines: | 32 |
JESD-30 Code: | S-PBGA-B64 |
Maximum Clock Frequency: | 111 MHz |
Package Shape: | SQUARE |
Package Code: | TFBGA |
Width: | 5 mm |
No. of Dedicated Inputs: | 4 |
Moisture Sensitivity Level (MSL): | 3 |
Programmable IC Type: | EE PLD |
Maximum Supply Voltage: | 1.9 V |
Nominal Supply Voltage (V): | 1.8 |
Technology Used: | CMOS |
JESD-609 Code: | e1 |
Qualification: | Not Qualified |
Package Equivalence Code: | BGA64,8X8,20 |
Finishing Of Terminal Used: | TIN SILVER COPPER |
Length: | 5 mm |
Form Of Terminal: | BALL |
In-System Programmable: | YES |
Output Function: | MACROCELL |
Additional Features: | YES |
Pitch Of Terminal: | .5 mm |
Peak Reflow Temperature (C): | 260 |
No. of Macro Cells: | 32 |
Power Supplies (V): | 1.8 |